A modified step-down converter is presented herein, which is mainly based on one coupled inductor and several energy-transferring capacitors to improve the voltage conversion ratio as well as to reduce the switch voltage stress. In addition, the portion of the leakage inductance energy can be recycled to the input via the active clamp circuit during the turn-off period and the switches have zero-voltage switching (ZVS) during the turn-on transient. In this paper, the basic operating principles of the proposed converter are firstly described and analyzed, and its effectiveness is finally demonstrated by experiment based on a prototype with input voltage of 60 V, output voltage of 3.3 V and rated output power of 33 W.
The literature [26] utilizes multiple voltage-bucking modules and energy-transferring capacitors to improve the step-down voltage conversion ratio as well as to reduce the voltage stresses on switches. However, a large number of modules causes the circuit to be complex and the corresponding size to be relatively huge. The literature [27] employs one buck-boost connected in series with two half-bridge DC transformers and three energy-transferring capacitors so as to improve the step-down voltage conversion ratio. As compared with the literature [21] , literature [28] utilizes one additional capacitor and one additional inductor so as to obtain more advantages, such as improvement of core size utilization, reduction of output current ripple, etc. In addition, both have the same voltage conversion ratio.
In this paper, a modified step-down converter is presented. As compared with the work [24] , the proposed circuit, based on only one additional capacitor inserted and some circuit connections changed, has a relatively wide voltage conversion ratio as well as relatively small voltage stresses on switches. By the way, both have inherent some merits, such as the voltage clamp during the turn-off period, and the zero-voltage switching (ZVS) for switches during the turn-on transient. Figure 1 shows the proposed converter, which is built up by four switches Q 1 , Q 2 , Q 3 and Q 4 , three energy-transferring capacitors C 1 , C 2 and C 3 , and one coupling inductor with one primary winding N 1 , one secondary winding N 2 and one magnetic inductor L m . As for the load, it is constructed by one output resistor R o . Figure 2 displays an equivalent circuit model of the proposed converter.
Circuit Configuration and Its Operating Behavior
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Prior to tackling this section, there are some associated symbols and assumptions in Figure 2 , to be described as follows: (i) the input voltage is Vi; (ii) the output voltage is Vo; (iii) the primary-side and second-side turns are N1 and N2, respectively; (iv) the currents ids1, ids2, ids3, ids4, ic1, ic2, ic3, ilk, iLm, iN1, iN2 and io are the currents in Q1, Q2, Q3, Q4, C1, C2, C3, Llk, Lm, N1, N2 and Ro, respectively; (v) the voltages across Lm, N2, C1, C2, C3 and Co are vLm, vN2, VC1, VC2, VC3 and Vo; (vi) the switching period is signified by Ts; (vii) the turn-on times for Q1 and Q3 are DTs, whereas the turn-on times for Q2 and Q4 are (1 -D)Ts, where D is a duty cycle; (viii) all the switches are ideal, and all the capacitors are ideal without their equivalent series resistances (ESRs) included, that is, the capacitance for each capacitor is assumed to be large enough to keep the voltage on it constant at some value; (ix) the gate driving signals vgs1 and vgs3, for Q1 and Q3 respectively, are identical, whereas the gate driving signals vgs2 and vgs4, for Q2 and Q4 respectively, are identical; and (x) the circuit operates with no negative current. There are six states over one switching period, to be shown in Figure 3 . Figure 2 . Equivalent circuit model of the proposed converter.
Operating Principles
As shown in Figure 4 , the switches Q1 and Q3 are in the on-state but the switches Q2 and Q4 are in the off-state. The switch Q1 is turned on with zero-voltage switching (ZVS) because the body diode of Q1 is switched on before turn-on of Q1. During this state, the voltages across the magnetizing inductance Lm and leakage inductance Llk are positive voltages, thereby causing Lm and Llk to be Prior to tackling this section, there are some associated symbols and assumptions in Figure 2 , to be described as follows: (i) the input voltage is V i ; (ii) the output voltage is V o ; (iii) the primary-side and second-side turns are N 1 and N 2 , respectively; (iv) the currents i ds1 , i ds2 , i ds3 , i ds4 , i c1 , i c2 , i c3 , i lk , i Lm , i N1 , i N2 and i o are the currents in Q 1 , Q 2 , Q 3 , Q 4 , C 1 , C 2 , C 3 , L lk , L m , N 1 , N 2 and R o , respectively; (v) the voltages across L m , N 2 , C 1 , C 2 , C 3 and C o are v Lm , v N2 , V C1 , V C2 , V C3 and V o ; (vi) the switching period is signified by T s ; (vii) the turn-on times for Q 1 and Q 3 are DT s , whereas the turn-on times for Q 2 and Q 4 are (1 -D)T s , where D is a duty cycle; (viii) all the switches are ideal, and all the capacitors are ideal without their equivalent series resistances (ESRs) included, that is, the capacitance for each capacitor is assumed to be large enough to keep the voltage on it constant at some value; (ix) the gate driving signals v gs1 and v gs3 , for Q 1 and Q 3 respectively, are identical, whereas the gate driving signals v gs2 and v gs4 , for Q 2 and Q 4 respectively, are identical; and (x) the circuit operates with no negative current. There are six states over one switching period, to be shown in Figure 3 . As shown in Figure 4 , the switches Q 1 and Q 3 are in the on-state but the switches Q 2 and Q 4 are in the off-state. The switch Q 1 is turned on with zero-voltage switching (ZVS) because the body diode of Q 1 is switched on before turn-on of Q 1 . During this state, the voltages across the magnetizing inductance L m and leakage inductance L lk are positive voltages, thereby causing L m and L lk to be magnetized. At the same time, the voltage V in charges the capacitors C 1 and C 3 , and, together with the capacitor C 2 , supplies energy to the load. To speak lucidly, at t = t 0 , the current in C 1 has some positive value and then linearly decreases due to the leakage reflected from the primary-side leakage; at t = t 0 , the current in C 2 has some negative value and then linearly decreases due to the leakage reflected from the primary-side leakage; At t = t 0 , the current in C 3 is zero and then linearly increases due to the primary-side leakage. As soon as i C1 and i C2 reach zero, this mode ends at t = t 1 . Figure 3 . Key waveforms relevant to the proposed converter operating. As shown in Figure 5 , the switches Q 1 and Q 3 are still in the on-state, but the switches Q 2 and Q 4 are still in the off-state. During this state, the magnetizing inductance L m and leakage inductance L lk are still magnetized. At the same time, the input voltage V in charges the capacitor C 2 and, together with the capacitor C 1 , charges the capacitor C 3 as well as supplies energy to the load. Once Q 1 is turned off, this mode ends at t = t 2 .
Energies 2019, 12, x FOR PEER REVIEW 5 of 18 Figure 5 . Current flow during state 2. Figure 5 . Current flow during state 2. As shown in Figure 6 , all the switches are turned off with the body diode of Q 2 turned on, and this state is called one blanking time over one switching period. During such a state, the voltages across the magnetizing inductance L m and leakage inductance L lk are negative voltages, thereby causing L m and L lk to be demagnetized as well as to transfer their energy to the load. At the same time, the capacitor C 1 is charged by the input voltage V in , and the capacitor C 2 discharges and, together with V in , charges the capacitor C 3 as well as supplies energy to the load. The moment Q 2 and Q 4 is turned on, this mode ends at t = t 3 .
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State 4: [t3 ≤ t ≤ t4]
As shown in Figure 7 , the switches Q2 and Q4 are turned on but the switches Q1 and Q3 are still in the off-state. The switch Q2 is turned on with ZVS because the body diode of Q2 is switched on before turn-on of Q2. During this state, the magnetizing inductance Lm and leakage inductance Llk are still demagnetized, transferring their energy to the load. At the same time, the capacitor C1 is charged by the input voltage Vin, and the capacitor C2 still discharges and, together with the input voltage Vin, still charges the capacitor C3 as well as still supplies energy to the load. As soon as ids2 reaches zero, this mode ends at t = t4.
State 5: [t4 ≤ t ≤ t5]
As shown in Figure 8 , the switches Q2 and Q4 are still in the on-state but the switches Q1 and Q3 are still in the off-state. During this state, the magnetizing inductance Lm and leakage inductance Llk are still demagnetized, transferring their energy to the load. At the same time, the capacitor C3 charges the capacitor C2 and, together with the capacitor C1, releases energy to the input voltage Vin. Once Q2 and Q4 are turned off, this mode ends at t = t5.
As shown in Figure 9 , all the switches are turned off with the body diodes of Q1 and Q4 turned on and this state is called the other blanking time over one switching period. During such a state, the capacitor C3 still discharges. At the same time, the magnetizing inductance Lm and leakage inductance Llk are still demagnetized, transferring their energy to the load. The moment Q1 and Q3 are turned on, this mode ends and the next cycle is repeated. 
State 4: [t 3 ≤ t ≤ t 4 ]
As shown in Figure 7 , the switches Q 2 and Q 4 are turned on but the switches Q 1 and Q 3 are still in the off-state. The switch Q 2 is turned on with ZVS because the body diode of Q 2 is switched on before turn-on of Q 2 . During this state, the magnetizing inductance L m and leakage inductance L lk are still demagnetized, transferring their energy to the load. At the same time, the capacitor C 1 is charged by the input voltage V in , and the capacitor C 2 still discharges and, together with the input voltage V in , still charges the capacitor C 3 as well as still supplies energy to the load. As soon as i ds2 reaches zero, this mode ends at t = t 4 .
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Voltage Conversion Ratio
In order to obtain the voltage conversion ratio, the voltages across the magnetizing inductance Lm, the secondary winding N2, and the energy-transferring capacitors C1, C2 and C3, that is, vLm, vN2, VC1, VC2 and VC3, are first obtained. In the following analysis, the blocking times and the leakage inductance are negligible, and hence only states 1 and 4 are considered. From state 1, the voltages vLm and vN2 can be expressed as
As shown in Figure 9 , all the switches are turned off with the body diodes of Q 1 and Q 4 turned on and this state is called the other blanking time over one switching period. During such a state, the capacitor C 3 still discharges. At the same time, the magnetizing inductance L m and leakage inductance L lk are still demagnetized, transferring their energy to the load. The moment Q 1 and Q 3 are turned on, this mode ends and the next cycle is repeated. Figure 7 . Current flow during state 4. Figure 9 . Current flow during state 6.
(1) Figure 9 . Current flow during state 6.
In order to obtain the voltage conversion ratio, the voltages across the magnetizing inductance L m , the secondary winding N 2 , and the energy-transferring capacitors C 1 , C 2 and C 3 , that is, v Lm , v N2 , V C1 , V C2 and V C3 , are first obtained. In the following analysis, the blocking times and the leakage inductance are negligible, and hence only states 1 and 4 are considered. From state 1, the voltages v Lm and v N2 can be expressed as 
Since the magnetizing inductance L m on the primary side can be reflected to the secondary side, the voltage-second balance should be obeyed over one switching period. Therefore, the following equation can be obtained to be
From (5), we can obtain
Substituting (6) into (3) yields
In addition, since the magnetizing inductance L m on the primary side also needs to obey the voltage-second balance, the following equation can be obtained to be
By substituting (7) into (8), the voltage conversion ratio can be obtained to be
where n is the turns ratio equal to N 2 /N 1 .
Boundary Condition Analysis
The boundary condition for L m is described as follows.
2I Lm ≥ ∆i Lm ⇒ L m operated without negative current 2I Lm ≤ ∆i Lm ⇒ L m operated with negative current (10) where I Lm and ∆i Lm are the DC and AC values of i Lm , respectively, and the latter is also called the magnetizing current ripple. For analysis convenience, it is assumed that there is no power consumption in the converter. According to the voltage-second balance of the inductor and the current second balance of the capacitor, the DC voltage across the coupling inductor and the DC current in the energy-transferring capacitor are zero. Therefore, as shown in Figure 10 , the secondary DC current I N2 is equal to the output current I o , namely,
Energies 2019, 12, 3896 8 of 18 From (16) , it can be seen that as K ≥ Kcrit(D), the magnetizing inductance Lm will be operated without negative current; otherwise, Lm will be operated with negative current. Hence, by assuming that N1/N2 = 3, the boundary curve for Lm operating mode can be drawn as shown in Figure 11 . From (12) and (13), it can be obtained
Since the current ripple ∆i Lm can be expressed as
Hence, as 2I Lm ≥ ∆i Lm , the magnetizing inductance L m will be operated without negative current, that is,
where K = 2L m R o T s and K crit (D) = N 1
. From (16) , it can be seen that as K ≥ K crit (D), the magnetizing inductance L m will be operated without negative current; otherwise, L m will be operated with negative current. Hence, by assuming that N 1 /N 2 = 3, the boundary curve for L m operating mode can be drawn as shown in Figure 11 .
From (12) and (13), it can be obtained 
Since the current ripple Lm i Δ can be expressed as
Hence, as 2 Lm L m I i ≥ Δ , the magnetizing inductance Lm will be operated without negative current, that is, From (16) , it can be seen that as K ≥ Kcrit(D), the magnetizing inductance Lm will be operated without negative current; otherwise, Lm will be operated with negative current. Hence, by assuming that N1/N2 = 3, the boundary curve for Lm operating mode can be drawn as shown in Figure 11 . Table 1 shows the comparison of the proposed circuit with the existing circuits, in terms of voltage conversion ratio, component number, switch voltage stress, and output inductor. From Table 1 , the proposed circuit has a more component number than the circuits shown in [24, 28] have. As shown in Figure 12 , the proposed circuit has a lower voltage conversion ratio than the circuits shown in [24, 28] have. In practice, the lower the turns ratio n (= N 2 /N 1 ) is, the larger the leakage inductance. Consequently, the value of n, set at 1/3 for the comparison in step-down voltage conversion ratio, is reasonable. The proposed circuit has lower voltage stresses on Q 1 and Q 2 than the circuits shown in [24, 28] have. In addition, the proposed circuit has lower voltage stresses on Q 3 and Q 4 than the circuits shown in [24, 28] have. In addition, only the circuit shown in [28] has an output inductor. Table 1 . Comparison of the proposed circuit with the existing circuits.
Comparison of Proposed Circuit with Existing Circuits

Converter Voltage Conversion Ratio
Component Number
Switch Voltage Stress
Output Inductor
Proposed
Yes [24, 28] have. In practice, the lower the turns ratio n (= N2/N1) is, the larger the leakage inductance. Consequently, the value of n, set at 1/3 for the comparison in step-down voltage conversion ratio, is reasonable. The proposed circuit has lower voltage stresses on Q1 and Q2 than the circuits shown in [24, 28] have. In addition, the proposed circuit has lower voltage stresses on Q3 and Q4 than the circuits shown in [24, 28] have. In addition, only the circuit shown in [28] has an output inductor. Table 1 with n = 1/3. Figure 13 shows the system block diagram for the proposed high step-down converter, including main power stage and feedback control circuit. As for the feedback control circuit, it is constructed by one voltage divider used to obtain the analogue signal of the output voltage, one analogue-todigital converter (ADC) used to transfer this analogue signal to the digital signal, and one fieldprogrammable gate array (FPGA) chip used to generate four digital pulse-width modulation (DPWM) signals, which are sent to four switches after four gate drivers so as to stabilize the output voltage at the desired value. Speaking lucidly, the digital signal obtained from the ADC is sent to the proportional-integral (PI) controller embedded in the FPGA to create DPWM signals, vgs1, vgs2, vgs3 and vgs4, where vgs1 equal to vgs2 is complimentary to vgs2 equal to vgs4. Table 1 with n = 1/3. Figure 13 shows the system block diagram for the proposed high step-down converter, including main power stage and feedback control circuit. As for the feedback control circuit, it is constructed by one voltage divider used to obtain the analogue signal of the output voltage, one analogue-to-digital converter (ADC) used to transfer this analogue signal to the digital signal, and one field-programmable gate array (FPGA) chip used to generate four digital pulse-width modulation (DPWM) signals, which are sent to four switches after four gate drivers so as to stabilize the output voltage at the desired value. Speaking lucidly, the digital signal obtained from the ADC is sent to the proportional-integral (PI) controller embedded in the FPGA to create DPWM signals, v gs1 , v gs2 , v gs3 and v gs4 , where v gs1 equal to v gs2 is complimentary to v gs2 equal to v gs4 .
Control Strategy
How to Set Switching Frequency from FPGA and How to Get DPWM Signal
The FPGA needs an external oscillator of 20 MHz, and this frequency will be increased to 100 MHz, which will be used as a system clock as well as a subsystem clock of the DPWM generator. As soon as the system get started, the counting value of one counter will be increased from zero to 999, and then be initialized such that the next cycle is to be repeated. That is to say, the switching frequency is 100 MHz divided by 1000, equal to 100 kHz. As the counting value of the counter is smaller than the control force created from the PI controller embedded in the FPGA, the DPWM signal will be "high"; otherwise, the DPWM signal will be "low". Figure 13 . System configuration block diagram.
The FPGA needs an external oscillator of 20 MHz, and this frequency will be increased to 100 MHz, which will be used as a system clock as well as a subsystem clock of the DPWM generator. As soon as the system get started, the counting value of one counter will be increased from zero to 999, and then be initialized such that the next cycle is to be repeated. That is to say, the switching frequency is 100 MHz divided by 1000, equal to 100 kHz. As the counting value of the counter is smaller than the control force created from the PI controller embedded in the FPGA, the DPWM signal will be "high"; otherwise, the DPWM signal will be "low".
Design Considerations
Prior to this section, system specifications should be given as shown in Table 2 . The two blanking times between Q1 (or Q3) and Q2 (or Q4) are set at 100 ns and 150 ns, respectively. It is noted that in order to verify that the voltage conversion ratio of the proposed circuit is wider than that of the circuit shown in [24] , the former has an input voltage of 60 V and an output voltage of 3.3 V, whereas the latter has an input voltage of 48 V and an output voltage of 3.3 V. 
Since the converter mainly transfers energy to the load during the turn-off period of Q1, the duty cycle is set between 0.2 and 0.3. According to Table 2 , together with this desired duty cycle range, the turns ratio inequality can be obtained to be 
Prior to this section, system specifications should be given as shown in Table 2 . The two blanking times between Q 1 (or Q 3 ) and Q 2 (or Q 4 ) are set at 100 ns and 150 ns, respectively. It is noted that in order to verify that the voltage conversion ratio of the proposed circuit is wider than that of the circuit shown in [24] , the former has an input voltage of 60 V and an output voltage of 3.3 V, whereas the latter has an input voltage of 48 V and an output voltage of 3.3 V. 
Since the converter mainly transfers energy to the load during the turn-off period of Q 1 , the duty cycle is set between 0.2 and 0.3. According to Table 2 , together with this desired duty cycle range, the turns ratio inequality can be obtained to be
Based on (18) , the value of n is chosen to be
Substituting (19) and some system specifications shown in Table 2 into (19) yields
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Design of Magnetizing Inductance
From (16) , it can be seen that if the magnetizing inductance L m operates without negative current, the value of L m should obey the following inequality:
where R o,max indicates the maximum output resistance. Substituting the results shown in (19) and (20) , and some specifications shown in Table 2 into (21) yields
Before calculating the primary and secondary turns of the coupled inductor, N 1 and N 2 , the peak current of the magnetizing inductance, I Lm,peak , should be first obtained, namely,
By substituting (14) and (15) into (23), the following equation can be obtained to be
By substituting the results shown in (19) and (20) , and some specifications shown in Table 2 into (30), the value of I Lm,pesak can be obtained to be
After this, via the Faraday law, the value of N 1 can be represented by
where A e is the effective area of the core size and B max is the maximum flux density.
Since the saturation flux density B s will be reduced due to the temperature rising, the value of B max is designed to be 80% of B s . By the way, the high-µ core is used herein, whose product name is PQ20/16-3C90, made by FERROXCUBE Co. Table 3 shows the specifications of this core. (22) and (25) , and some specifications shown in Table 3 into (26), the value of N 1 can be obtained to be
Since the value of n is 1/3, the value of N 2 is set at four turns. However, by substituting the result of (27) and the value of A e shown in Table 3 into the following equation, the corresponding value of L m , much larger than the value of L min shown in (22) , can be obtained to be
Consequently, the air gap needs to be adjusted in order to obtain the desired value of L m . Without considering the fringing effect, the desired value of the airgap l g can be obtained according to the following two equations:
where µ e is the equivalent magnetic permeability. Combining (29) and (30) yields
By substituting the result shown in (22) and some specifications shown in Table 3 into (31), the required value of l a can be obtained to be l a = 4π × 0.619 × 144 53.8 µ × 10 −8 ≈ 0.21 mm (32)
Finally, the actual value of L m is designed and measured to be 81.6 µH.
Component Specifications
In the following, the specifications of the used components are listed in Table 4 . Table 4 . Specifications of the components used in the proposed converter.
Components Specifications
MOSFET
Energy-TransferringCapacitor C 1 220 µF/100 V Rubycon Electrolytic Capacitor 
Experimental Results
Test Bench for Measuring Efficiency and Waveforms
In the following, how to measure the efficiency will be described. First, as shown in Figure 14 , the input current is obtained by measuring the voltage across one current sensing resistor based on one digital meter. After this, the input voltage is obtained also by another digital meter. Hence, the input power can be attained. Regarding the output power, the output current is read from one electronic load and the output voltage is obtained also by the other digital meter. Therefore, the output power can be attained. Finally, the corresponding efficiency can be obtained. As for measured waveforms, they are obtained by the instruments shown in Figure 14 , along with two additional current amplifiers, two additional current probes and one additional isolated oscilloscope.
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Test Bench for Measuring Efficiency and Waveforms
In the following, how to measure the efficiency will be described. First, as shown in Figure 14 , the input current is obtained by measuring the voltage across one current sensing resistor based on one digital meter. After this, the input voltage is obtained also by another digital meter. Hence, the input power can be attained. Regarding the output power, the output current is read from one electronic load and the output voltage is obtained also by the other digital meter. Therefore, the output power can be attained. Finally, the corresponding efficiency can be obtained. As for measured waveforms, they are obtained by the instruments shown in Figure 14 , along with two additional current amplifiers, two additional current probes and one additional isolated oscilloscope. Figure 14 . Test bench for measuring efficiency.
Measured Waveforms and Efficiency
The waveforms shown in Figures 15 to 21 are measured at rated load. Figure 15 shows the gate driving signal for Q1, vgs1, the voltage across Q1, vds1, the gate driving signal for Q3, vgs3, and the voltage across Q3, vds3. Figure 16 shows the gate driving signal for Q2, vgs2, the voltage across Q2, vds2, the gate driving signal for Q4, vgs4, and the voltage across Q4, vds4. Figure 17 shows the voltages on C1, VC1, the 
The waveforms shown in Figures 15-21 are measured at rated load. Figure 15 shows the gate driving signal for Q 1 , v gs1 , the voltage across Q 1 , v ds1 , the gate driving signal for Q 3 , v gs3 , and the voltage across Q 3 , v ds3 . Figure 16 shows the gate driving signal for Q 2 , v gs2 , the voltage across Q 2 , v ds2 , the gate driving signal for Q 4 , v gs4 , and the voltage across Q 4 , v ds4 . Figure 17 shows the voltages on C 1 , V C1 , the voltage on C 2 , V C2 , and the voltage on C 3 , V C3 . Figure 18 shows the gate driving signal for Q 1 , v gs1 , the gate driving signal for Q 2 , v gs2 , the current flowing through L lk , i lk , and the current in N 2 , i N2 . Figure 19 shows the input voltage V in and the output voltage V o . Figures 20 and 21 show the turn-on ZVS of Q 1 and Q 2 , respectively. Figure 22 shows load transient responses and Figure 23 displays a curve of efficiency versus load current percentage. voltage on C2, VC2, and the voltage on C3, VC3. Figure 18 shows the gate driving signal for Q1, vgs1, the gate driving signal for Q2, vgs2, the current flowing through Llk, ilk, and the current in N2, iN2. Figure 19 shows the input voltage Vin and the output voltage Vo. Figures 20 and 21 show the turn-on ZVS of Q1 and Q2, respectively. Figure 22 shows load transient responses and Figure 23 displays a curve of efficiency versus load current percentage. From Figure 15 , it can be seen that the voltage stress across Q1 is 48 V, equal to Vin minus VC2 (= 60 V − 12 V), whereas it can be seen that the voltage stress across Q3 is 12 V, equal to Vin minus VC1 (= 60 V − 48 V) with the voltage spike on Q3 due to the parasitic capacitance of the switch resonating with the line parasitic inductance and the leakage inductance of the coupling inductor. From Figure  16 , it can be seen that the voltage stress across Q2 is 48 V, equal to Vin minus VC2 (= 60 V − 12 V), whereas it can be seen that the voltage stress across Q4 is 12 V, equal to Vin minus VC1 (= 60 V − 48 V). From Figure 17 , the voltages on C1, C2 and C3, namely, VC1, VC2 and VC3, are almost kept constant at some values. From Figure 18 , it can be seen that there are some differences in ilk and iN2 between the waveforms shown in Figure 4 and these measured waveforms. This is because the leakage inductance of the coupled inductor will resonate with the energy-transferring capacitors. From Figure 19 , it can be seen that the output voltage can be stably kept at 3.3 V under the input voltage of 60 V. From Figures 20 and 21 , it can be seen that the switches Q1 and Q2 have ZVS turn-on since these two switches are switched on after individual body diodes are turned on, corresponding to states 1 and 4 in Section 2. Figure 22 shows the load transient response from light load to rated load with a undershoot of 600 mV and a recovery time of 30 ms, and the load transient response from rated to light load with an overshoot of 800 mV and a recovery time of 55ms. Figure 23 shows that the overall efficiency is above 87.4% and can be up to 92.7%. Figure 19 . Measured waveforms at rated load: (1) Vin; (2) Vo. Figure 19 . Measured waveforms at rated load: Figure 22 . Output voltage responses due to load transients from light/rated load to rated/light load. Figure 22 . Output voltage responses due to load transients from light/rated load to rated/light load.
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Conclusions
The proposed step-down converter comes from the converter [28] . Although the former, with one additional capacitor, has larger number of components than the latter has, the former has a higher voltage conversion ratio and lower voltage stresses on the switches than the latter has if the value of turns ratio is chosen reasonably. In addition, the portion of the leakage inductance energy in the former can be recycled to the input via the active clamp circuit during the turn-off period. From Figure 15 , it can be seen that the voltage stress across Q 1 is 48 V, equal to V in minus V C2 (= 60 V − 12 V), whereas it can be seen that the voltage stress across Q 3 is 12 V, equal to V in minus V C1 (= 60 V − 48 V) with the voltage spike on Q 3 due to the parasitic capacitance of the switch resonating with the line parasitic inductance and the leakage inductance of the coupling inductor. From Figure 16 , it can be seen that the voltage stress across Q 2 is 48 V, equal to V in minus V C2 (= 60 V − 12 V), whereas it can be seen that the voltage stress across Q 4 is 12 V, equal to V in minus V C1 (= 60 V − 48 V). From Figure 17 , the voltages on C 1 , C 2 and C 3 , namely, V C1 , V C2 and V C3 , are almost kept constant at some values. From Figure 18 , it can be seen that there are some differences in i lk and i N2 between the waveforms shown in Figure 4 and these measured waveforms. This is because the leakage inductance of the coupled inductor will resonate with the energy-transferring capacitors. From Figure 19 , it can be seen that the output voltage can be stably kept at 3.3 V under the input voltage of 60 V. From Figures 20  and 21 , it can be seen that the switches Q 1 and Q 2 have ZVS turn-on since these two switches are switched on after individual body diodes are turned on, corresponding to states 1 and 4 in Section 2. Figure 22 shows the load transient response from light load to rated load with a undershoot of 600 mV and a recovery time of 30 ms, and the load transient response from rated to light load with an overshoot of 800 mV and a recovery time of 55ms. Figure 23 shows that the overall efficiency is above 87.4% and can be up to 92.7%.
The proposed step-down converter comes from the converter [28] . Although the former, with one additional capacitor, has larger number of components than the latter has, the former has a higher voltage conversion ratio and lower voltage stresses on the switches than the latter has if the value of turns ratio is chosen reasonably. In addition, the portion of the leakage inductance energy in the former can be recycled to the input via the active clamp circuit during the turn-off period.
